# **Program Execution**

Joannah Nanjekye

July 08, 2024

◆□▶ ◆□▶ ◆ □▶ ◆ □▶ ● □ ● ● ●

#### Announcements

- Lab 1 has been posted on D2L
- Quiz 1 is next Wednesday, 17th July, 10:50 11:20

(ロ) (同) (三) (三) (三) (三) (○) (○)

- Labs due every Wednesday, by midnight
- Assignments due every Friday, by midnight

## Outline

- Program Execution
- Revisit the Instruction Cycle
- Instruction Format
- Assembly Language Programming

▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ - 三 - のへぐ

# The Instruction Cycle

Fetch cycle: reads instructions from memory one at a time

- Reads the next instruction from the program counter (PC) register
- Loads it in the instruction register (IR)

**Execute cycle:** interprets the instruction and performs the required action

- Each instruction has a bit that specifies the action
- This action is one of the core functions of the computer like control, processing etc



◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

# **Revisiting Key Registers**

- r0 r1: general-purpose registers, r0, ..., r<sub>n</sub> for temporary storage
- PC: program counter, contains the address of the next instruction to be execute
- IR: instruction register, stores the instruction currently being executed
- MAR: memory address register stores the address of the location in main memory that is currently being accessed by a read or write operation
- MBR: memory buffer register stores data that has just been read from main memory, or data to be immediately written to main memory

## Program Execution: Fetch Phase

1. The PC supplies the address of the next instruction to be executed to the MAR

◆□▶ ◆□▶ ▲□▶ ▲□▶ ■ ののの

- 2. The MAR reads this instruction
- 3. The PC is incremented by the size of an instruction
- 4. The instruction is read and loaded in to the MBR
- 5. Then copied to the IR
- 6. The ope-code is decoded

## Program Execution: Execute Phase

1. A load or store requires sending the memory address to from the IR to the MBR

◆□▶ ◆□▶ ▲□▶ ▲□▶ ■ ののの

- 2. Then a read or write operation is done
- 3. If the operands are from a register, then they are transferred to the ALU
- 4. The ALU operates on the operands
- 5. A result is passed to a destination register

#### Constants

- Consider an instruction MUL r0, r1, 8
- The constant operand, 8, is transferred from the operand field in the IR, not from the registers

▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ - 三 - のへぐ

## Flow Control

- An action that modifies the normal instruction sequence
- Conditional behavior allows a processor to select one of two possible courses of actions:
  - Execute the next instruction in sequence
  - Load the PC with a new value and execute a branch to another region of code
- Conditional behaviour depends on the status value in the Condition Code Register (CCR)

(日) (日) (日) (日) (日) (日) (日)

- The status in the CCR can be :
  - Zero (Z)
  - Negative in two's complement terms (N)
  - Generated a Carry (C)
  - Generated an arithmetic oVerflow (V)

#### Summary

#### FETCH

 $\begin{array}{l} \mathsf{MAR} \leftarrow \mathit{PC} \\ \mathsf{PC} \leftarrow \mathit{PC} + 1 \\ \mathsf{MBR} \leftarrow \mathit{MAR} \\ \mathsf{IR} \leftarrow \mathit{MBR} \end{array}$ 

EXECUTE

 $\begin{array}{l} \mathsf{MAR} \leftarrow \mathit{IR} \\ \mathsf{MBR} \leftarrow \mathit{MAR} \\ \mathsf{r1} \leftarrow \mathit{MBR} \end{array}$ 

▲□▶ ▲□▶ ▲□▶ ▲□▶ = 三 のへで

### Example

**Goal:** Add the contents at address 940 to the contents at address 941 and store the result at address 941



## Instruction Format

Consider the instructions in our example program: 1940, 5941, 2941



▲□▶▲□▶▲□▶▲□▶ □ のQ@

- Size of opcode space = 2<sup>4</sup> = 16
- Size of memory space =  $2^6 = 4096 = 4K$

# Instruction Format

L = M + L	LDA M	1940
	ADD L	5941
	STA L	2941

Instruction	Opcode	Address			Assembly Code
1940	0001	1001	0100	0000	LDA M
5940	0101	1001	0100	0001	ADD L
2940	0010	1001	0100	0001	STA L

◆□▶ ◆□▶ ◆ □▶ ◆ □▶ ● □ ● ● ● ●

### Instruction Cycle State



▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● のへぐ

#### Interrupts



◆□▶ ◆□▶ ◆ □▶ ◆ □▶ ○ □ ● の < @

# Types of Interrupts

Program	Generated by some condition that occurs as a result of an instruction execution, such as arithmetic overflow, division by zero, attempt to exe- cute an illegal machine instruction, or reference outside a user's allowed memory space.
Timer	Generated by a timer within the processor. This allows the operating system to perform certain functions on a regular basis.
I/O	Generated by an I/O controller, to signal normal completion of an operation, request service from the processor, or to signal a variety of error conditions.
Hardware Failure	Generated by a failure such as power failure or memory parity error.

## Instruction Cycle with Interrupts

During an interrupt, the processor does the following:

- It suspends execution of the current program being executed
- And saves its context
- It sets the program counter to the starting address of an interrupt handler routine



◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

# Efficiency of Interrupts: Short Wait



(日)

(a) Without interrupts

# Efficiency of Interrupts: Long Wait



▲□▶▲□▶▲□▶▲□▶ □ のQ@

(a) Without interrupts

#### Instruction Cycle State with Interrupts



◆□ > ◆□ > ◆豆 > ◆豆 > ~豆 > ◆○ ◆

There are two ways of dealing with multiple interrupts:

A disabled interrupt: the processor ignores that interrupt request signal. Interrupts are handled in strict sequential order

(ロ) (同) (三) (三) (三) (三) (○) (○)

Define interrupt priority: allow an interrupt of higher priority to cause a lower-priority interrupt handler to be itself interrupted