Control Unit Operation Chapter 20

Joannah Nanjekye

August 08, 2024

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● のへぐ

Control Unit

- Part of a CPU or other device that directs its operations
- Tells the rest of the computer system how to carry out a program's instructions



◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

Control Unit Operation

- Circuitry that controls the flow of information through the processor
- Directs the movement of signals between memory and the ALU
- Also directs control signals between the CPU and I/O devices



Functional Requirements of a Processor

◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

- Operations (opcodes)
- Addressing modes
- Registers
- I/O module interface
- Memory module interface
- Interrupts

Micro-Operations

- Are the functional or atomic operations of a processor
- A single micro-operation generally involves transfer between:
 - Registers
 - Registers and external bus
- A micro-operation can also be a simple ALU operation

< □ > < 同 > < 三 > < 三 > < 三 > < ○ < ○ </p>

Micro-Operations



The concept of micro-operations serves as a guide to the design of the control unit

Review of Registers

- Memory address register (MAR): Is connected to the address lines of the system bus. It specifies the address in memory for a read or write operation
- Memory buffer register (MBR): Is connected to the data lines of the system bus. It contains the value to be stored in memory or the last value read from memory
- Program counter (PC): Holds the address of the next instruction to be fetched.
- Instruction register (IR): Holds the last instruction fetched

(ロ) (同) (三) (三) (三) (○) (○)

Micro-operations

- $\begin{array}{rrrrr} t_1 \colon MAR & \leftarrow & (PC) \\ t_2 \colon MBR & \leftarrow & Memory \\ & PC & \leftarrow & (PC) + I \\ t_3 \colon IR & \leftarrow & (MBR) \end{array}$
- Each clock pulse defines a time unit
- Each micro-operation can be performed within the time of a single time unit

< □ > < 同 > < 三 > < 三 > < 三 > < ○ < ○ </p>

▶ The notation (t_1, t_2, t_3) represents successive time units

Rules for Grouping Micro-operations

The proper sequence of events must be followed

- ▶ Thus (MAR \leftarrow (*PC*)) must precede (*MBR* \leftarrow *Memory*)
- Because the memory read operation makes use of the address in the MAR
- Conflicts must be avoided
 - No attempt to read to and write from the same register in one time unit

(日) (日) (日) (日) (日) (日) (日)

- Results get unpredictable
- E.g., $(MBR \leftarrow Memory)$ and $(IR \leftarrow MBR)$

Fetch Cycle

- $t_1: MAR \leftarrow (PC)$
- t₂: MBR ← Memory
 - PC \leftarrow (PC) + I
- $t_3: IR \leftarrow (MBR)$



(c) After second step

(d) After third step

The Indirect Cycle

- The address field of the instruction is transferred to the MAR
- The address field of the IR is updated from the MBR
- IR now contains direct addressing

▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ - 三 - のへぐ

The Interrupt Cycle

- Contents of the PC are transferred to the MBR (facilitate return)
- MAR is loaded with the address at which the contents of the PC
- The PC is loaded with the address of the start of the interrupt-processing routine
- Then store the MBR

t₁: MBR
$$\leftarrow$$
 (PC)
t₂: MAR \leftarrow Save_Address
PC \leftarrow Routine_Address
t₃: Memory \leftarrow (MBR)

< □ > < 同 > < 三 > < 三 > < 三 > < ○ < ○ </p>

The Execute Cycle

- Micro-operations for the execute cycle depend on the opecode
- Instruction Decoding: The control unit examines the opcode and generates a sequence of micro-operations based on the value of the opcode

t₁: MAR
$$\leftarrow$$
 (IR(address))
t₂: MBR \leftarrow Memory
t₃: R1 \leftarrow (R1) + (MBR)

(ロ) (同) (三) (三) (三) (○) (○)

Example

ADD R1, X

t₁: MAR \leftarrow (IR(address)) t₂: MBR \leftarrow Memory t₃: R1 \leftarrow (R1) + (MBR)

◆□▶ ◆□▶ ◆ □▶ ◆ □▶ ─ □ ─ の < @

Example

ISZ X

t₁: MAR \leftarrow (IR(address)) t₂: MBR \leftarrow Memory t₃: MBR \leftarrow (MBR) + 1 t₄: Memory \leftarrow (MBR) If ((MBR) = 0) then (PC \leftarrow (PC) + I)

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ ─臣 ─のへで

Example

BSA X

t₁: MAR \leftarrow (IR(address)) MBR \leftarrow (PC) t₂: PC \leftarrow (IR(address)) Memory \leftarrow (MBR) t₃: PC \leftarrow (PC) + I

▲□▶▲□▶▲□▶▲□▶ □ のQ@

Instruction Cycle

- Each phase can be decomposed into a sequence of elementary micro-operations
- E.g fetch, indirect, and interrupt cycles
- Execute cycle:
 - One sequence of micro-operations for each opcode
- Need to tie sequences of micro-operations together
- Assume a new 2-bit register, Instruction cycle code (ICC)

< □ > < 同 > < 三 > < 三 > < 三 > < ○ < ○ </p>

- It designates which part of cycle the processor is in:
 - 00: Fetch
 - 01: Indirect
 - 10: Execute
 - 11: Interrupt

Flow Chart for the Instruction Cycle



▲□▶ ▲圖▶ ▲圖▶ ▲圖▶ ▲圖 - 釣A@

Control of the Processor

Key functional requirements:

- Define the basic elements of a processor
- Describe micro-operations that the processor performs
- Determine functions that the control unit must perform

◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

Basic Elements of a Processor

ALU

- Registers
- Internal data paths
- External data paths

▲□▶ ▲□▶ ▲□▶ ▲□▶ = 三 のへで

Control Unit

Categorization of Micro-operations

- All of the micro-operations fall into one of the following categories:
 - Transfer data between registers
 - Transfer data from register to external Transfer data from external to register

(ロ) (同) (三) (三) (三) (○) (○)

Perform arithmetic or logical operations

Functions of a Control Unit

Sequencing

 Causing the CPU to step through a series of micro-operations

Execution

Causing the performance of each micro-operation

◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

Both functions are achieved using control signals

General Model of the Control Unit



▲□▶ ▲圖▶ ▲圖▶ ▲圖▶ ▲圖 - 釣A@

Control Signals - Input

- Clock
 - One micro-instruction per clock cycle
- Instruction Register
 - Ope-code for current instruction determines which micro-instructions re performed during the execution cycle

< □ > < 同 > < 三 > < 三 > < 三 > < ○ < ○ </p>

- Flags
 - State of CPU
 - Results of previous operations
- From control bus
 - Interrupts
 - Acknowledgements

Control Signals - Output

Within the CPU

- Cause data movement
- Activate specific ALU functions

▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ - 三 - のへぐ

- Via control bus
 - To memory
 - To I/o devices

Example: Control Signal Sequence - Fetch

$\blacktriangleright MAR \leftarrow (PC)$

 Control unit activates signal to open gates between the PC and MAR

- $\blacktriangleright MBR \leftarrow (Memory)$
 - Open gates between MAR and address bus
 - Open gates between data bus and MBR

A Control Signals Example



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ ─臣 ─のへで

Internal Processor Organization

-

	Micro-operations	Active Control Signals
Fetch:	$t_1: MAR \leftarrow (PC)$	C ₂
	t ₂ : MBR \leftarrow Memory PC \leftarrow (PC) + 1	C ₅ , C _R
	$t_3: IR \leftarrow (MBR)$	C ₄
Indirect:	$t_1: MAR \leftarrow (IR(Address))$	C ₈
	$t_2: MBR \leftarrow Memory$	C ₅ , C _R
	$t_3: IR(Address) \leftarrow (MBR(Address))$	C ₄
Interrupt:	$t_1: MBR \leftarrow (PC)$	C ₁
	t ₂ : MAR ← Save-address PC ← Routine-address	
	t_3 : Memory \leftarrow (MBR)	C ₁₂ , C _W

CPU with Internal Bus



Control Unit Implementation

Two main categories of implementation:

- Microprogrammed implementation
- Hardwired implementation
 - Control unit is a state machine circuit
 - Input logic signals transformed into output logic signals

< □ > < 同 > < 三 > < 三 > < 三 > < ○ < ○ </p>

Which are the control signals

Control Unit with Decoded Inputs



◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶ ● □ ● ● ● ●

Hardwired implementation

Control Unit Inputs

- Flags and control bus
 - Each bit means something
- Instruction register
 - ope-code cause different control signals for each different instruction
 - Decoder takes encoded input and produces single output
 - *n* binary inputs and 2ⁿ outputs

Control unit logic

 Logic of the control unit that produces output control signals as a function of its input signals

(ロ) (同) (三) (三) (三) (○) (○)

Control Unit Logic

Let us consider a single control signal, C_5 . This signal causes data to be read from the external data bus into the MBR

Let us define two new control signals, P and Q and the boolean expression C₅ defines

PQ = 00	Fetch Cycle
PQ = 01	Indirect Cycle
PQ = 10	Execute Cycle
PQ = 11	Interrupt Cycle

 $C_5 = \overline{P} \bullet \overline{Q} \bullet T_2 + \overline{P} \bullet Q \bullet T_2$

< □ > < 同 > < 三 > < 三 > < 三 > < ○ < ○ </p>

Sources Acknowledgement

- Course Textbook
- https://slideplayer.com/slide/9710526/
- https://slideplayer.com/slide/5855121/
- https://slideplayer.com/slide/6607257/

◆□▶ ◆□▶ ◆□▶ ◆□▶ ● ● ● ●