Instruction Cycle and Pipelining Chapter 14

Joannah Nanjekye

July 31, 2024

K ロ ▶ K @ ▶ K 할 ▶ K 할 ▶ . 할 . ⊙ Q @

Administrative Things

- ▶ Exam Scope: my slides
- ▶ Next Lab: Revision Lab
- \triangleright Quiz 2 instructions:
	- ▶ Open book, no internet
	- ▶ No group discussion
	- ▶ Use lecture notes, your notes and the text book
	- ▶ Don't just throw a result for a computation (misunderstood as copying)

KORK EXTERNED ARA

- ▶ Office hours by appointment only from now
- \blacktriangleright If you miss class a lot, first ask a friend before emailing me

Instruction Cycle with Indirect Stage

We need an *Indirect Cycle* for indirect addressing operands

K ロ X x 4 D X X 원 X X 원 X 원 X 2 D X Q Q

State Diagram

Data Flow: Fetch Cycle

- ▶ PC contains address of the next instruction
- ▶ Address moved to MAR
- Address placed on address bus
- ▶ Control unit requests a memory read
- \blacktriangleright Result is placed on the data bus
- ▶ There is a copy to MBR then IR
- ▶ PC is incremented by 1

KEL KALEY KEY E NAG

Data Flow: Indirect Cycle

- \blacktriangleright IR is examined
- \blacktriangleright If indirect addressing, the indirect cycle is performed
	- ▶ Right most N bits of MBR transferred to MAR
	- ▶ Control unit requests a memory read
	- ▶ Result (address of operand) moved to MBR

KEL KALEY KEY E NAG

Data Flow: Execute Cycle

▶ Depends on the instruction being executed

K ロ ▶ K @ ▶ K 할 ▶ K 할 ▶ 이 할 → 9 Q Q*

- \blacktriangleright A typical workflow includes:
	- ▶ Register transfers
	- ▶ Memory access
	- ▶ Input/output
	- ▶ ALU operations

Data Flow: Interrupt Cycle

- \blacktriangleright IR is examined
- \blacktriangleright PC persisted to allow resumption after interrupt
	- ▶ Contents of PC copied to MBR
	- ▶ Special memory location (e.g stack pointer) is loaded to MAR
	- ▶ MBR written to memory
- ▶ PC loaded with address of ISR
- Next instruction can be fetched

KEL KALEY KEY E NAG

The Pipelining Strategy

- \blacktriangleright Tasks are subdivided into subtasks
- \triangleright A pipeline stage is associated with each subtask
- \triangleright The same amount of time is allocated to each subtask
- \blacktriangleright The first stage accepts input while the last stage delivers the output

KORK EXTERNED ARA

 \blacktriangleright The basic pipeline is synchronous

Principles of Instruction Pipelining

K ロ ▶ K @ ▶ K 할 ▶ K 할 ▶ 이 할 → 9 Q Q*

Instruction Pipelining

▶ An organizational optimization approach for the CPU

- \blacktriangleright There are 6 stages for instruction processing
	- \blacktriangleright Fetch instruction (FI)
	- ▶ Decode instruction (DI)
	- ▶ Calculate operands (CO)
	- ▶ Fetch operands (FO)
	- \blacktriangleright Execute instruction (EI)
	- \blacktriangleright Write operand / result (WO)
- \blacktriangleright Execution involves an overlap of instructions

KORK EXTERNED ARA

Timing of Instruction Pipelining

K ロ ▶ K @ ▶ K 할 > K 할 > 1 할 > 1 9 Q Q *

Assumptions

 \blacktriangleright Each instruction goes through all the 6 stages

- ▶ Not true e.g., no WO for 'LOAD'
- \blacktriangleright Timing is setup for simplifying pipeline hardware
- \blacktriangleright No potential hazards
	- ▶ Data dependency
	- \blacktriangleright Branch
	- ▶ Interrupt
- ▶ No memory conflicts
	- ▶ Most systems don't allow simultaneous access
	- ▶ Desired data maybe else where e.g cache etc

KORKARYKERKE PORCH

Pipeline Performance

\blacktriangleright Cycle time, τ

- \blacktriangleright Time available for each stage to accomplish the required operations
- ▶ Determined by the worst-case processing time of the longest stage
- ▶ Total time to execute *n* instructions
	- \blacktriangleright *k*, number of stages in the pipeline
	- ▶ Require *K cycles* to complete the first instruction
	- ▶ The remaining *n* − 1 instructions require *n* − 1 *cycles*

$$
T_k = [k + (n-1)]\tau
$$

KEL KALEY KEY E NAG

Pipeline Performance ..

▶ Speedup Factor

- \triangleright Compared to the execution time without pipeline:
- \blacktriangleright The higher the number of stages, the bigger the potential speedup

$$
S_k = \frac{T_1}{T_k} = \frac{nk\tau}{[k + (n-1)]\tau} = \frac{nk}{k + (n-1)}
$$

▶ Throughput

- \blacktriangleright Refereed to as the "repetition rate"
- \blacktriangleright The shortest possible time interval between subsequent independent instructions in the pipeline
- \triangleright When the basic pipeline is full, throughput is 1 cycle

Example

Consider a simple 6 stage pipeline executing a basic code block containing 20 instructions. Assume the pipeline clock cycle is 10ns and there is no potential hazard.

1. What is the total time to execute this block of code

 $T = (k + (n - 1)) \times c$ $k = 6, n = 20, c = 10$ *ns* $T = (6 + (20 - 1)) \times 10$ *ns* $T = 250ns$

2. What is the repetition rate of this pipeline for this basic block

1 cycle

3. What is the speedup factor

Time without pipelining = $n \times k \times c = 6 \times 20 \times 10 = 1200$ *ns Speedup* = 1200/250

KORKAR KERKER E VOOR

Pipeline Hazards

▶ A pipeline hazard occurs when a pipeline or some portion of the pipeline must stall due to conditions that do not permit further execution

KORKARA KERKER DAGA

- \triangleright Such a pipeline stall is also called a pipeline bubble
- ▶ Types of hazards:
	- ▶ Resource
	- ▶ Data
	- ▶ Control

Resource Hazards

- \blacktriangleright Also known as structural hazards
- ▶ Conflict for use of a resource
- ▶ Solution:
	- \blacktriangleright Hence pipelined data paths require separate instruction/data memories

KOD KORKADD ADD DO YOUR

▶ Or separate instruction/data caches

Resource Hazards ..

K ロ ⊁ K @ ⊁ K 경 ⊁ K 경 ⊁ (경) 299

Data Hazards

KORK ERKER ADAM ADA

Types of Data Hazards

Three main categories

- ▶ Read after write (RAW)
- ▶ Read after read (RAR)
- ▶ Write after read (WAR)
- ▶ Write after write (WAW)

K ロ ▶ K @ ▶ K 할 ▶ K 할 ▶ | 할 | K 9 Q Q

RAW

It is the fact that some instructions have the same source register that is a destination in a previous instruction which means that the next instructions will need to read the value of this register while it is going to be written by the previous instruction

Problem: The next instruction(s) will fetch the wrong values of the dependent registers because the correct values have not been written back yet.

KORK ERKER ADAM ADA

RAW Cases

Every case needs to be checked in order to determined whether it poses a real problem or not

Two consecutive instructions use the same register as a source operand

No Problem: As long as the registers are not modified, pipelining does not affect the normal execution process in this case

KORK STRAIN A STRAIN A STRAIN

WAW

Two consecutive instructions use the same register as a destination operand

K ロ > K 個 > K ミ > K ミ > 「ミ → の Q Q →

No Problem: Writes occur during the last pipeline stage and no inconsistency results from this situation because the instructions execution order is maintained

The next instruction uses the same register, used as a source operand by a previous instruction, as destination register

No Problem: Read occurs in ID stage and Write occurs in WB stage which means that the order of operations is not altered by the pipeline **structure**

Solution: Forwarding

- \triangleright Use the result when it is computed
- \triangleright Dont wait for it to be stored in a register
- \blacktriangleright Requires extra connections in the data path

Pipeline Stall

- \triangleright Cant always use forwarding, hence stall
- ▶ Cant forward backward in time, if value isnt computed
- \blacktriangleright Instead delay or stall the pipeline

NOP Insertion

K ロ ▶ K @ ▶ K 할 ▶ K 할 ▶ 이 할 → 9 Q Q*

Code Scheduling to Avoid Stall

▶ Reorder code to avoid use of load result in the next instruction

Control Hazard

Stall on Branch

▶ Wait until the branch outcome is determined before next instruction fetch

Is this the best possible outcome? Can you think of another alternative to avoid stalling?

Branch Prediction

- ▶ Predict never taken
- \blacktriangleright Predict always taken
- ▶ Predict by opecode
- \blacktriangleright Taken/Not taken switch
- \blacktriangleright he branch history table

KOD KORKADD ADD DO YOUR

NOP Forcing

After branch is taken, following instruction are forced as NOP instructions for the subsequent pipeline stages until the branch target instruction is fetched. NOP will have no effect.

It is also said that instruction execution is **killed**

NOP Insertion

Delayed Branch

- Insertion of NOP instructions introduces a substantial overhead that \bullet increases the instruction count significantly.
- Idea is to move actual instructions from the area before the branch to the k slots after the branch to fill in the nop slots without modifying the logic of the program

Original code

Transformed code

Delayed Branch

Consider the transformed code obtained after moving the xor and sub instructions after the beg instruction:

A programmer who reads the code without any idea about the execution will think that the branch occurs here

The execution will actually make the branch take effect here; so while the instructions xor and sub are executed, the second *sub* and the *and* instructions are not

KOD KARD KED KED BE YOUR

Branch instruction and branch execution are sparated by a two instruction delay that's why it is called: Delayed Branch

Sources Acknowledgement

- ▶ https://slideplayer.com/slide/8447683/
- ▶ https://slideplayer.com/slide/5163573/
- ▶ https://slideplayer.com/slide/12934085/
- ▶ https://slideplayer.com/slide/3393101/

KORK ERKER ADAM ADA