# Cache Performance and Basic Optimization

Joannah Nanjekye

July 22, 2024

K ロ ▶ K @ ▶ K 할 ▶ K 할 ▶ 이 할 → 9 Q Q\*

A cache is direct-mapped and has 64 KB data. Each block contains 32 bytes. The address is 32 bits wide. What are the sizes of the tag, index, and block offset fields?

 $\triangleright$  bits in block offset = 5, each block contains 32 =  $2^5$  bytes

- ▶ blocks in cache =  $64 \times 1024 / 32 = 2048$  blocks
- bits in index field = 11, there are  $2^{11}$  blocks
- $\triangleright$  bits in tag field = 32 5 11 = 16

#### Set-associative Example

A cache is 4-way set-associative and has 64 KB data. Each block contains 32 bytes. The address is 32 bits wide. What are the sizes of the tag, index, and block offset fields?

- $\triangleright$  bits in block offset = 5, each block contains 32 =  $2^5$  bytes
- blocks in cache =  $64 \times 1024 / 32 = 2048$ ,  $2^{11}$
- ▶ sets in cache =  $2048 / 4 = 512$ ,  $2<sup>9</sup>$  sets (a set is 4 blocks kept in the cache for each index)

- $\triangleright$  bits in index field = 9
- $\triangleright$  bits in tag field = 32 5 9 = 18

#### Average Memory Access Time (AMAT)

*AMAT* = *Hit Time* + *Miss Rate* × *Miss Penalty*  $AMAT = T<sub>hit</sub>(L1) + Miss\%(L1) \times T(Mem)$ Assume:

 $\triangleright$  Cache Hit = 3 cycles

 $\triangleright$  Miss rate = 20%, Miss penalty = 500 cycles

**KORKARA KERKER DAGA** 

Then:

 $\blacktriangleright$  *AMAT* = 3 + 0.2  $\times$  500 = 103 *cycles* 

#### CPU Time

*CPU time* = (*CPU execution clock cycles* + *Memory* − *stall clock cycles*) × *Clock cycle time*

*Memory* − *stall clock cycles* = *Read* − *stall cycles* + *Write* − *stall cycles*

*Read* − *stall cycles* =

*Reads Program* × *Read miss rate* × *Read miss penalty*

*Write* – *stall cycles* = ( $\frac{Reads}{Program}$  × *Write miss rate* × *Write miss penalty*) + *Write buffer stall*

Using a single miss rate and miss penalty, the write and read miss penalties are the same, i.e. time to fetch a block from main memory:

*Memory* − *stall clock cycles* = *Memory accesses Program* × *Miss rate* × *Miss penalty*

*Memory*−*stall clock cycles* = *Instructions Program x Miss Instruction* ×*Miss penalty*

# Example: Cache Performance

Consider:

- $\triangleright$  Instruction miss rate = 2%
- $\triangleright$  Data miss rate = 4%
- $\triangleright$  CPI = 2 (without memory stalls)
- $\triangleright$  Miss penalty = 40 cycles
- ▶ 36% of instructions are load/store

Determine how much faster a machine would run with a perfect cache that never missed<sup>1</sup>

- ▶ Instruction miss cycles =  $1 \times 0.02 \times 40 = 0.80$  I
- ▶ Data miss cycles =  $1 \times 0.36 \times 0.04 \times 40 = 0.58$  I
- $\triangleright$  Total memory stall cycles =  $0.801 + 0.581 = 1.381$

► 
$$
CPI_{stall} = 2 + 1.38 = 3.38
$$
  
\n $CPU \times 1.58 = 3.38$   
\n $CPU \times 1.58 = 1.69$   
\n $CPU \times 1.58 = 1.69$   
\n $V = 1.58$   
\n $$ 

 $1 =$  number of instructions

#### Example: Increased Clock Rate

Assume the clock rate of the machine used in this example is doubled but the memory speed, cache misses, and miss rate are same. How much faster the machine be with the faster clock?

- $\triangleright$  New miss penalty = 2x40=80 (clock rate is doubled)
- ▶ Total memory stall cycles =  $(0.02 \times 80) + 0.36 \times (0.04 \times 80)$  $= 2.75$

$$
CPI_{\text{fastclock}} = 2 + 2.75 = 4.75 \text{ clock cycles}
$$

$$
\frac{\text{CPU time}_{\text{slowclock}}}{\text{CPU time}_{\text{fastclock}}} = \frac{1 \times \text{CPI}_{\text{slowclock}} \times \text{Clock cycle}}{1 \times \text{CPI}_{\text{fastclock}} \times \frac{\text{Clock cycle}}{2}}
$$
\n
$$
= \frac{3.38 \times 2}{4.75} = 1.41
$$

# Example: AMAT direct and Set Associative Mapping

- $\blacktriangleright$  If a direct mapped cache has a hit rate of 95%, a hit time of 4 ns, and a miss penalty of 100 ns, what is the AMAT?
	- $\blacktriangleright$  AMAT = Hit time + Miss rate x Miss penalty = 4 + 0.05 x 100  $= 9$  ns
- $\blacktriangleright$  If replacing the cache with a 2-way set associative increases the hit rate to 97%, but increases the hit time to 5 ns, what is the new AMAT?
	- $\blacktriangleright$  AMAT = Hit time + Miss rate x Miss penalty =  $5 + 0.03 \times 100$  $= 8$  ns

## Example: Split and Unified Cache

Consider:

- $\blacktriangleright$  Previous miss rates
- $\blacktriangleright$  Miss penalty is 50 cycles
- $\blacktriangleright$  Hit time is 1 cycle
- ▶ 75% of the total memory accesses for instructions and 25% of the total memory accesses for data
- $\triangleright$  On the unified cache, a load or store hit takes an extra cycle, since there is only one port for instructions and data

**KOD KARD KED KED BE YOUR** 

#### Example: Split and Unified Cache

AMAT for the split cache:

- $\triangleright$  AMAT = 75% x (1 + 0.64% x 50) + 25% (1 + 6.47% x 50) = 2.05
- AMAT for the unified cache:
	- $\times$  AMAT = 75% x (1 + 1.99% x 50) + 25% x (2 + 1.99% x 50)  $= 2.24$

A unified cache has a longer AMAT, with a lower miss rate, due to conflicts for instruction and data hazards

#### Summary of Performance Equations

 $2<sup>index</sup> = \frac{Cache size}{Block size \times Set associative}$  $CPU$  execution time = (CPU clock cycles + Memory stall cycles)  $\times$  Clock cycle time Memory stall cycles = Number of misses  $\times$  Miss penalty Memory stall cycles = IC  $\times \frac{\text{Misses}}{\text{Instruction}} \times \text{Miss penalty}$  $\frac{\text{Misses}}{\text{Instruction}} = \text{Miss rate} \times \frac{\text{Memory accesses}}{\text{Instruction}}$ Average memory access time = Hit time + Miss rate  $\times$  Miss penalty CPU execution time = IC  $\times$   $\left(\text{CPI}_{\text{execution}} + \frac{\text{Memory stall clock cycles}}{\text{Instruction}}\right) \times \text{Clock cycle time}$ CPU execution time = IC  $\times$  (CPI<sub>execution</sub> +  $\frac{\text{Misses}}{\text{Instruction}} \times \text{Miss penalty}$ )  $\times$  Clock cycle time CPU execution time = IC  $\times$  (CPI<sub>execution</sub> + Miss rate  $\times$  Memory accesses  $\times$  Miss penalty)  $\times$  Clock cycle time  $\frac{\text{Memory stall cycles}}{\text{Instruction}} = \frac{\text{Misses}}{\text{Instruction}} \times (\text{Total miss latency} - \text{Overlapped miss latency})$ Average memory access time = Hit time<sub>L1</sub> + Miss rate<sub>L1</sub> × (Hit time<sub>L2</sub> + Miss rate<sub>L2</sub> × Miss penalty<sub>L2</sub>) Memory stall cycles  $=\frac{\text{Misses}_{L1}}{\text{Instruction}} \times \text{Hit time}_{L2} + \frac{\text{Misses}_{L2}}{\text{Instruction}} \times \text{Miss penalty}_{L2}$ 

**KOD KARD KED KED BE YOUR** 

## Basic Cache Optimization Techniques



# Basic Cache Optimizations



#### 1. Reduce Miss Rate via a Larger Block Size



**K ロ ▶ K 御 ▶ K 聖 ▶ K 聖 ▶ 『 聖 〉 りなひ** 

#### 1. Reduce Miss Rate via a Larger Block Size

#### A larger block size can increase the miss penalty



K ロ ▶ K @ ▶ K 할 ▶ K 할 ▶ 이 할 → 9 Q Q\*

#### Example

Assume the memory system takes 80 clock cycles of overhead and then delivers 16 bytes every 2 block cycles. Then, it can supply 16 bytes in 82 clock cycles, 32 bytes in 84 clock cycles and so forth. Which block size has the smallest average memory access time for each cache size in the figures on the previous slides?

 $\blacktriangleright$  If we assume the hit time is 1 clock cycle independent of block size, then the access time for a 16-byte block in a 4 KB cache is:

 $\blacktriangleright$  1 + (8.57%  $\times$  82) = 8.027 *clock cycles* 

▶ For a 256-byte block in 256 KB cache the average memory access time is:

**KORK ERKEY EL POLO** 

 $\blacktriangleright$  1 + (0.49%  $\times$  112) = 1.549*clockcycles* 

#### 2. Reduce Miss Rate via a Larger Cache

- $\triangleright$  Capacity misses reduce when the capacity of the cache increases
- ▶ The hit time and cost can increase
- ▶ Instead use larger cache sizes for L2 and L3 off-chip caches



3. Reduce Misses via Higher Associativity

- ▶ 2:1 Rule: Miss Rate DM cache size  $N =$  Miss Rate 2-way cache size N/2
- $\blacktriangleright$  Hit time for higher associative caches can be high and involves complex circuits



4 ロ > 4 何 > 4 ヨ > 4 ヨ > 1 B  $2Q$ 

#### Associativity and AMAT



 $\mathcal{L}$ 

 $\downarrow$ 

#### Associativity can lead to Higher Access Time



#### **Associativity**

4. Reduce Miss Penalty via Multilevel Caches

#### ▶ Techniques:

▶ Make the cache faster to keep pace with the speed of CPUs

 $\triangleright$  Make the cache larger to overcome the widening gap

#### ▶ L2 Equations:

Average memory access time = Hit time<sub> $I_1$ </sub> + Miss rate<sub> $I_1$ </sub> × Miss penalty<sub>11</sub>

and

```
Miss penalty<sub>L1</sub> = Hit time<sub>L2</sub> + Miss rate<sub>L2</sub> × Miss penalty<sub>L2</sub>
```
**KORK ERKER ADAM ADA** 

 $SO<sub>2</sub>$ 

Average memory access time = Hit time<sub>L1</sub> + Miss rate<sub>L1</sub>  $\times$  (Hit time<sub>L2</sub> + Miss rate<sub>L2</sub>  $\times$  Miss penalty<sub>L2</sub>)

#### LC Cache Example

- $\blacktriangleright$  If a direct mapped cache has a hit rate of 95time of 4 ns, and a miss penalty of 100 ns, what is the AMAT?
	- $\blacktriangleright$  AMAT = Hit time + Miss rate x Miss penalty = 4 + 0.05 x 100  $= 9$  ns
- $\blacktriangleright$  If an L2 cache is added with a hit time of 20 ns and a hit rate of 50%, what is the new AMAT?

 $AMAT = Hit Time<sub>L1</sub> + Miss Rate<sub>L1</sub>x(Hit Time<sub>L2</sub> +$ *Miss Rate*<sub>L2</sub>*xMiss Penalty*<sub>L2</sub> $) = 4 + 0.05x(20 + 0.5x100) =$ 7.5 *ns*

**KORKARA KERKER DAGA** 

#### Miss Rate in Multilevel Caches

- ▶ Local miss rate: misses in this cache divided by the total number of memory accesses to this cache (Miss rateL1 ,Miss rateL2)
- ▶ **Global miss rate:** misses in this cache divided by the total number of memory accesses generated by the CPU (Miss rateL1, Miss RateL1 x Miss RateL2)

# 5. Reduce Miss Penalty by Giving Priority to Read Misses over Writes

- $\blacktriangleright$  Perform any reads before any completion of writes
- ▶ Check write buffer contents before read; if no conflicts, let the memory access continue
- $\triangleright$  Copy any dirty block to a write buffer, do the read, and then do the write

6. Reduce Hit Time by Avoiding Address Translation during Indexing of the Cache





CPU **VA PA** \$ TВ **Tags** PA  $\overline{125}$ **MEM** 

Conventional Organization

**Virtually Addressed Cache** Translate only on miss Synonym Problem

Overlap cache access with VA translation: requires \$ index to remain invariant across translation

**KOD KARD KED KED BE YOUR** 

# Challenges of Virtual Cache

- ▶ Protection
- $\blacktriangleright$  Context switching is required via flushing

K ロ ▶ K @ ▶ K 할 ▶ K 할 ▶ 이 할 → 9 Q Q\*

- ▶ Aliases
- ▶ I/O use physical address

#### Advanced Cache Optimizations

- ▶ **Reduce the hit time:** Small and simple first-level caches and way- prediction.
- ▶ **Increase cache bandwidth:** Pipelined caches, multibanked caches, and nonblocking caches.
- ▶ **Reduce the miss penalty:** Critical word first and merging write buffers
- ▶ **Reduce the miss rate:** Compiler optimizations
- ▶ **Reduce the miss penalty or miss rate via parallelism:** Hardware prefetching and compiler prefetching

#### **Resources**

- ▶ [https://www.info425.ece.mcgill.ca/](https://www.info425.ece.mcgill.ca/tutorials/T08-Caches.pdf) [tutorials/T08-Caches.pdf](https://www.info425.ece.mcgill.ca/tutorials/T08-Caches.pdf)
- ▶ [https://passlab.github.io/CSCE513/notes/](https://passlab.github.io/CSCE513/notes/lecture11_CacheAndPerformance.pdf) [lecture11\\_CacheAndPerformance.pdf](https://passlab.github.io/CSCE513/notes/lecture11_CacheAndPerformance.pdf)
- ▶ [https://passlab.github.io/CSCE513/notes/](https://passlab.github.io/CSCE513/notes/lecture12_CacheOptimizations.pdf) [lecture12\\_CacheOptimizations.pdf](https://passlab.github.io/CSCE513/notes/lecture12_CacheOptimizations.pdf)

**KOD KOD KED KED E VAN**