## Introduction to Memory Hierarchy and Cache

Joannah Nanjekye

July 18, 2024

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● のへぐ

#### **Characteristics of Memory**

Location	Performance
Internal (e.g., processor registers, cache, main	Access time
memory)	Cycle time
External (e.g., optical disks, magnetic	Transfer rate
disks, tapes)	Physical Type
Capacity	Semiconductor
Number of words	Magnetic
Number of bytes	Optical
Unit of Transfer	Magneto-optical
Word	<b>Physical Characteristics</b>
Block	Volatile/nonvolatile
Access Method	Erasable/nonerasable
Sequential	Organization
Direct	Memory modules
Random	
Associative	

▲□▶▲圖▶▲≣▶▲≣▶ ▲■ のへ⊙

#### Memory Performance

- Access time (latency): time it takes to perform a read or write operation (random-access) or time it takes to position the read-write mechanism at the desired location (non-random-access)
- Memory cycle time: access time plus any additional time required before a second access can commence
- Transfer rate: rate at which data can be transferred into or out of a memory unit

$$T_n = T_A + \frac{n}{R}$$

(ロ) (同) (三) (三) (三) (○) (○)

where

- $T_n$  = Average time to read or write *n* bits
- $T_A$  = Average access time
  - n = Number of bits
  - R = Transfer rate, in bits per second (bps)

#### The Locality Principle

Programs tend to reuse data and instructions near those they have used or referenced recently

- Spatial locality: items with nearby addresses tend to be referenced close together in time
- Temporal locality: recently referenced items are likely to be referenced in the near future



◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

## Memory Hierarchy



◆□▶ ◆□▶ ◆三▶ ◆三▶ ・三 のへで

#### Cache

A staging area for subset of data in a larger, slower device

For each level, the faster, smaller device at level n serves as cache for larger, slower device at level n + 1

Memory hierarchies work because programs access data at level n more often than they access data at level n + 1



◆□▶ ◆□▶ ◆□▶ ◆□▶ ● ● ● ●

## **Cache Structure**



#### **Cache Basics**

- Transfer between main memory and cache
  - In units of blocks
  - Applies spatial locality
- Transfer between main memory and cache
  - In units of words
- Algorithms are required for:
  - Block placement
  - Mapping function
  - Block identification
  - Write policies



◆□▶ ◆□▶ ◆□▶ ◆□▶ ● ● ● ●

## **Cache Operation**



#### **Cache Operation**



◆□▶ ◆□▶ ◆ □▶ ◆ □▶ ○ □ ● の < @

#### **Cache Addresses**

- Logical/Virtual Cache: stores data using virtual addresses
- Physical Cache: stores data using main memory physical addresses



▲ロ▶ ▲□▶ ▲□▶ ▲□▶ □ のQ@

### Terminology

- Cache Hit: data appears in some block in the upper level or cache
- Cache Hit Rate: the fraction of memory access found in the lower level
- Cache Hit Time: time to access the lower level which consists of RAM access time + time to determine hit/miss
- Cache Miss: data needs to be retrieve from a block in the lower level
- Cache Miss Rate = 1 (Hit Rate)
- Cache Miss Penalty: time to replace a block in the upper level + time to deliver the block the processor

#### Cache Miss and Hit



**Cache Miss** 





#### CACHE

007 008

#### MEMORY

#### Causes of misses

- Compulsory: first reference to a block. Would happen even for infinite caches
- Capacity: blocks discarded and later retrieved
- Conflict: program makes repeated references to multiple addresses from different blocks that map to the same location in the cache

(ロ) (同) (三) (三) (三) (○) (○)

#### **Block Placement**

- Set associative: block is mapped into a set and the block is placed anywhere in the set
- Finding a block: map block address to set and search set (usually in parallel) to find block

◆□▶ ◆□▶ ◆□▶ ◆□▶ ● ● ● ●

- n blocks in a set: n-way associative cache
- One block per set (n=1): direct-mapped cache
- One set per cache: fully associative cache

#### Fully Associative Cache

Memory block 3 can go anywhere in the cache



#### 2-Way Set Associative Cache

Memory block 3 can only go into cache set  $(3 \mod 2) = 1$  in the cache



(ロ) (同) (三) (三) (三) (○) (○)

#### **Direct-Mapped Cache**

Memory block 5 can only go into cache block  $(5 \mod 4) = 1$  in the cache



#### **Block Replacement**

- Direct-mapped cache:
  - replace the block in the location where the incoming block has to go
- Fully Associative or Set Associative:
  - Random: spreads allocation uniformly
  - Least Recently Used (LRU): the block replaced is the one that has been unused for the longest time
  - First In First Out (FIFO): selects the oldest rather than the LRU block

(ロ) (同) (三) (三) (三) (○) (○)

#### Writing to the Cache

#### There are two approaches:

- Write-through: Immediately update lower levels of hierarchy
- Write-back: Only update lower levels of hierarchy when an updated block is replaced

< □ > < 同 > < 三 > < 三 > < 三 > < ○ < ○ </p>

In all cases use a write buffer to make writes asynchronous

### Writing-through

Forces all writes to update both the cache and the main memory

It uses up bandwidth between the cache and the memory



#### Writing-back

# The memory is not updated until the cache block needs to be replaced



◆□▶ ◆□▶ ◆豆▶ ◆豆▶ □ のへで

#### Performance Impact of Misses

 $\frac{\text{Misses}}{\text{Instruction}} = \frac{\text{Miss rate} \times \text{Memory accesses}}{\text{Instruction count}} = \text{Miss rate} \times \frac{\text{Memory accesses}}{\text{Instruction}}$   $\text{Average memory access time} = \text{Hit time} + \text{Miss rate} \times \text{Miss penalty}$   $\text{MemoryStallCycles} = \text{NumberOfMisses} \times \text{MissPenalty} =$   $= \text{IC} \times \frac{\text{Misses}}{\text{Instruction}} \times \text{MissPenalty}$   $= \text{IC} \times \frac{\text{MemoryAccesses}}{\text{Instruction}} \times \text{MissRate} \times \text{MissPenalty}$ 

◆□▶ ◆□▶ ▲□▶ ▲□▶ □ のQ@

#### Resources

- https://courses.cs.washington.edu/courses/ cse378/09wi/lectures/lec18.pdf
- https://www.cs.utexas.edu/~mckinley/352/ lectures/16.pdf

#### https:

//www.cs.hmc.edu/slides/class11\_memory.ppt

< □ > < 同 > < 三 > < 三 > < 三 > < ○ < ○ </p>