



William Stallings Computer Organization and Architecture 10<sup>th</sup> Edition

# **<sup>+</sup>**Chapter 15 Reduced Instruction Set Computers (RISC)

# **Table 15.1 Characteristics of Some CISCs, RISCs, and Superscalar Processors**



© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

(Table can be found on page 538 in the textbook.)

# **Table 15.1 Characteristics of Some CISCs, RISCs, and Superscalar Processors**



© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

(Table can be found on page 538 in the textbook.)

# **Instruction** Execution Characteristics

#### **High-level languages (HLLs)**

- •Allow the programmer to express algorithms more concisely
- •Allow the compiler to take care of details that are not important in the programmer's expression of algorithms
- •Often support naturally the use of structured programming and/or object-oriented design

#### **Execution sequencing**

•Determines the control and pipeline organization

#### **Operands used**

•The types of operands and the frequency of their use determine the memory organization for storing them and the addressing modes for accessing them

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

#### **Semantic gap**

•The difference between the operations provided in HLLs and those provided in computer architecture

#### **Operations performed**

•Determine the functions to be performed by the processor and its interaction with memory

# Table 15.2 Weighted Relative Dynamic Frequency of HLL Operations [PATT82a]



© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

(Table can be found on page 540 in the textbook.)

# Table 15.3 Dynamic Percentage of Operands



# Table 15.4 Procedure Arguments and Local Scalar Variables



© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

(Table can be found on page 541 in the textbook.)

# Implications

**+**

**n HLLs can best be supported by optimizing performance of** the most time-consuming features of typical HLL programs

 $\blacksquare$  Three elements characterize RISC architectures:

- **I** Use a large number of registers or use a compiler to optimize register usage
- **n** Careful attention needs to be paid to the design of instruction pipelines
- $\blacksquare$  Instructions should have predictable costs and be consistent with a high-performance implementation

# The Use of a Large Register File

#### Software Solution **Example 2018** Hardware Solution

**+**

- **n** Requires compiler to allocate registers
- n Allocates based on most used variables in a given time
- Requires sophisticated program analysis

- **n** More registers
- $\blacksquare$  Thus more variables will be in registers





#### **Figure 15.1 Overlapping Register Windows**



**Figure 15.2 Circular-Buffer Organization of Overlapped Windows**

# Global Variables

**+**

- **Nariables declared as global in an HLL can be assigned memory** locations by the compiler and all machine instructions that reference these variables will use memory reference operands
	- **n** However, for frequently accessed global variables this scheme is inefficient
- Alternative is to incorporate a set of global registers in the processor
	- **n** These registers would be fixed in number and available to all procedures
	- $\blacksquare$  A unified numbering scheme can be used to simplify the instruction format
- **n** There is an increased hardware burden to accommodate the split in register addressing
- $\blacksquare$  In addition, the linker must decide which global variables should be assigned to registers

### Table 15.5 Characteristics of Large-Register-File and Cache Organizations

#### **Large Register File Cache**

Individual variables Blocks of memory

Compiler-assigned global variables Recently-used global variables

Save/Restore based on procedure nesting depth

Register addressing

Multiple operands addressed and accessed in one cycle

All local scalars Recently-used local scalars

Save/Restore based on cache replacement algorithm

Memory addressing

One operand addressed and accessed per cycle

(Table can be found on page 546 in the textbook.)







**(b) Cache**

#### **Figure 15.3 Referencing a Scalar**



**Actual Registers**

**(a) Time sequence of active use of registers (b) Register interference graph**

**E**

**F**

**B**

**D**

#### **Figure 15.4 Graph Coloring Approach**

**C**

**A**

# Why CISC ?

**+**

#### (Complex Instruction Set Computer)

 $\blacksquare$  There is a trend to richer instruction sets which include a larger and more complex number of instructions

■ Two principal reasons for this trend:

- A desire to simplify compilers
- A desire to improve performance
- **n** There are two advantages to smaller programs:
	- $\blacksquare$  The program takes up less memory
	- **n** Should improve performance
		- **EXECUTE:** Fewer instructions means fewer instruction bytes to be fetched
		- **n** In a paging environment smaller programs occupy fewer pages, reducing page faults
		- $\blacksquare$  More instructions fit in cache(s)

# Table 15.6 Code Size Relative to RISC I



© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

(Table can be found on page 550 in the textbook.)

# Characteristics of Reduced Instruction Set Architectures

One machine instruction per machine cycle

• *Machine cycle ---* the time it takes to fetch two operands from registers, perform an ALU operation, and store the result in a register

Register-to-register operations

- Only simple LOAD and STORE operations accessing memory
- This simplifies the instruction set and therefore the control unit

Simple addressing simplifies the instruction set and the control unit modes

#### Simple instruction formats

- Generally only one or a few formats are used
- Instruction length is fixed and aligned on word boundaries
- Opcode decoding and register operand accessing can occur simultaneously





Register to memory  $I = 104, D = 96, M = 200$ 

 $(a)$   $A \leftarrow B + C$ 

				$\Delta$	$\overline{4}$
Add			Add	RA RB RC	
Add			Add	RB   RA   RC	
Sub			Sub	RD RD RB	

Memory to memory **Memory** Register to register

$$
I = 168
$$
,  $D = 288$ ,  $M = 456$ 

 $(b)$   $A \leftarrow B + C$ ;  $B \leftarrow A + C$ ;  $D \leftarrow D - B$ 

 $I =$  number of bytes occupied by executed instructions

 $D =$  number of bytes occupied by data

 $M =$  total memory traffic =  $I + D$ 

**Figure 15.5 Two Comparisons of Register-to-Register and Memory-to-Memory Approaches**

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.



 $I = 60, D = 0, M = 60$ 

### Table 15.7 Characteristics of Some Processors



a RISC that does not conform to this characteristic.

b CISC that does not conform to this characteristic.

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

(Table can be found on page 554 in the textbook.)

Load  $rA \leftarrow M$ Load  $rB \leftarrow M$ Add  $rC \leftarrow rA + rB$ Store  $M \leftarrow rC$ Branch X



(a) Sequential execution



(c) Three-stage pipelined timing

Load  $rA \leftarrow M$ Load  $rB \leftarrow M$ NOOP Add  $rC \leftarrow rA$ Store  $M \leftarrow rC$ Branch X



#### (b) Two-stage pipelined timing

Load  $rA \leftarrow M$ Load  $rB \leftarrow M$ NOOP **NOOP** Add  $rC \leftarrow rA + rB$ Store  $M \leftarrow rC$ Branch X NOOP NOOP



(d) Four-stage pipelined timing

**Figure 15.6 The Effects of Pipelining**

# Optimization of Pipelining

#### Delayed branch

**+**

**n** Does not take effect until after execution of following instruction

**n** This following instruction is the delay slot

#### **n** Delayed Load

- Register to be target is locked by processor
- **n** Continue execution of instruction stream until register required
- Idle until load is complete
- **n** Re-arranging instructions can allow useful work while loading

#### **n** Loop Unrolling

- Replicate body of loop a number of times
- **n** Iterate loop fewer times
- **Reduces loop overhead**
- **n** Increases instruction parallelism
- **n Improved register, data cache, or TLB locality**

### Table 15.8 Normal And Delayed Branch



© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

(Table can be found on page 557 in the textbook.)

**100 LOAD X, rA 101 ADD 1, rA 102 JUMP 105 103 ADD rA, rB 105 STORE rA,** 



**(a) Traditional Pipeline**

**1 2 3 4 5 6 7 8**

**100 LOAD X, rA 101 ADD 1, rA 102 JUMP 106 103 NOOP 106 STORE rA, Z**



**(b) RISC Pipeline with Inserted NOOP**

**100 LOAD X, Ar 101 JUMP 105 102 ADD 1, rA 105 STORE rA, Z**



**(c) Reversed Instructions**

**Figure 15.7 Use of the Delayed Branch**

$$
\begin{array}{ll}\n\text{do } i=2, \quad n-1 \\
a[i] = a[i] + a[i-1] \; * \; a[i+1] \\
\text{end } \text{do}\n\end{array}
$$

**(a) original loop**

```
do i=2, n-2, 2
     a[i] = a[i] + a[i-1] * a[i+i]a[i+1] = a[i+1] + a[i] * a[i+2]end do
if (mod (n-2,2) = i) then
    a[n-1] = a[n-1] + a[n-2] * a[n]end if
```
**(b) loop unrolled twice**

### **Figure 15.8 Loop unrolling**

# MIPS R4000

One of the first commercially available RISC chip sets was developed by MIPS Technology Inc.

Inspired by an experimental system developed at Stanford

Has substantially the same architecture and instruction set of the earlier MIPS designs (R2000 and R3000)

Uses 64 bits for all internal and external data paths and for addresses, registers, and the ALU

Is partitioned into two sections, one containing the CPU and the other containing a coprocessor for memory management

Supports thirty-two 64 bit registers

Provides for up to 128 Kbytes of high-speed cache, half each for instructions and data





#### **Figure 15.9 MIPS Instruction Formats**



(a) Detailed R3000 pipeline



(b) Modified R3000 pipeline with reduced latencies



(c) Optimized R3000 pipeline with parallel TLB and cache accesses

#### **Figure 15.10 Enhancing the R3000 Pipeline**

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.



 $TC = Data cache tag check$ 

### Table 15.9 R3000 Pipeline Stages



© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

(Table can be found on page 563 in the textbook.)



#### (a) Superpipelined implmentation of the optimized R3000 pipeline



#### (b) R4000 pipeline

- $IF =$  Instruction fetch first half
- $IS =$  Instruction fetch second half
- RF = Fetch operands from register
- $EX =$  Instruction execute
- $IC =$  Instruction cache
- $DC = Data cache$
- $DF = Data cache first half$
- $DS = Data cache second half$
- $TC = Tag check$
- $WB = Write back to register file$

#### **Figure 15.11 Theoretical R3000 and Actual R4000 Superpipelines**

# R4000 Pipeline Stages

#### $\blacksquare$  Instruction fetch first half

- **n** Virtual address is presented to the instruction cache and the translation lookaside buffer
- n Instruction fetch second half
	- n Instruction cache outputs the instruction and the TLB generates the physical address

#### **n** Register file

- n One of three activities can occur:
	- **n** Instruction is decoded and check made for interlock conditions
	- **n** Instruction cache tag check is made
	- **n** Operands are fetched from the register file
- **n** Tag check
	- **n** Cache tag checks are performed for loads and stores
- **n** Instruction execute
	- **n** One of three activities can occur:
		- **n** If register-to-register operation the ALU performs the operation
		- $\blacksquare$  If a load or store the data virtual address is calculated
		- **n** If branch the branch target virtual address is calculated and branch operations checked
- Data cache first
	- **n** Virtual address is presented to the data cache and TLB
- Data cache second
	- n The TLB generates the physical address and the data cache outputs the data
- **rite back** 
	- Instruction result is written back to register file

# SPARC

**+**

Scalable Processor Architecture



- **Exerciated Architecture defined by Sun Microsystems**
- Sun licenses the architecture to other vendors to produce SPARC-compatible machines

**n** Inspired by the Berkeley RISC 1 machine, and its instruction set and register organization is based closely on the Berkeley RISC model



**Figure 15.12 SPARC Register Window Layout with Three Procedures**



**Figure 15.13 Eight Register Windows Forming a Circular Stack in SPARC**

### Table 15.10 Synthesizing Other Addressing Modes with SPARC Addressing Modes



S2 = either a register operand or a 13-bit immediate operand

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.

(Table can be found on page 568 in the textbook.)



#### **Figure 15.14 SPARC Instruction Formats**

# RISC versus CISC Controversy

#### **n** Quantitative

**+**

**EX Compare program sizes and execution speeds of programs on** RISC and CISC machines that use comparable technology

#### **n** Qualitative

**Examine issues of high level language support and use of VLSI** real estate

#### **Problems with comparisons:**

- **No pair of RISC and CISC machines that are comparable in life**cycle cost, level of technology, gate complexity, sophistication of compiler, operating system support, etc.
- $\blacksquare$  No definitive set of test programs exists
- **n** Difficult to separate hardware effects from complier effects
- **n** Most comparisons done on "toy" rather than commercial products
- **n** Most commercial devices advertised as RISC possess a mixture of RISC and CISC characteristics

# **+** Summary

### Chapter 15

- $\blacksquare$  Instruction execution characteristics
	- **n** Operations
	- **n** Operands
	- n Procedure calls
	- **n** Implications
- $\blacksquare$  The use of a large register file
	- **n** Register windows
	- n Global variables
	- **n** Large register file versus cache
- Reduced instruction set architecture
	- **n** Characteristics of RISC
	- **n** CISC versus RISC characteristics

### Reduced Instruction Set Computers (RISC)

- **n** RISC pipelining
	- **n** Pipelining with regular instructions
	- Optimization of pipelining
- **MIPS R4000** 
	- n Instruction set
	- **n** Instruction pipeline
- **n** SPARC
	- **n** SPARC register set
	- Instruction set
	- **n** Instruction format
- **n** Compiler-based register optimization
- **n** RISC versus CISC controversy