

A Uniform Method for Quantum Costs Optimization of Reversible Circuits

Md. Mazder Rahman

Gerhard W. Dueck

of Unit Cost

Faculty of Computer Science, University of New Brunswick p3sp4@unb.ca, gdueck@unb.ca



Problems

- Transformation of reversible logic into quantum circuits
- Quantum costs optimization of reversible circuits

Reversible Logic

• Multiple-inputs and multiple-outputs function. • One to one correspondence between input vectors and output vectors. •Quantum circuits inherently reversible.





4gt10-v1_81	5	48	44	44	42	12.5	
4gt11_82	5	16	14	14	9	43.75	
4gt4-v0_79	6	77	71	71	67	12.99	
4gt4-v1_74	6	85	75	73	72	15.29	
4gt5_76	5	36	30	30	26	27.78	
4gt5_77	5	42	36	36	36	14.29	
4mod5-v0_18	5	25	14	11	9	64	
4mod5-v0_19	5	13	10	10	9	30.77	
4mod5-v0_20	5	9	7	7	6	33.33	
4mod5-v1_22	5	9	6	6	6	33.33	
4mod5-v1_23	5	24	17	17	17	29.17	
alu-v2_31	5	143	122	122	118	17.48	
alu-v2_33	5	15	15	15	11	20	
miller_12	3	8	8	8	6	25	
alu-v2_32	5	53	47	47	45	15.09	
alu-v4_36	5	38 1	36	36	33	13.16	
cnt3-5_179	16	65 /	54	54	54	16.92	
nam15_109	15	248	228	228	214	13.71	
nam3_102	3	ø	7	7	5	44.44	
nam7_104	7	/111	98	98	94	15.32	
nwb4_49	5	/ 79	62	60	56	29.11	
mini-alu_167	5	90	70	66	64	28.89	
mod10_171	5	/ 79	59	57	54	31.65	
mod10_176	5	57	43	43	43	24.56	
mod5d2_70	5/	16	13	12	10	37.5	
rd32-v1_68	/4	13	7	7	6	53.85	
rd53_135	7	98	79	77	77	21.43	
rd53_137	7	86	72	70	68	20.93	
rd53_138	8	44	31	31	31	29.55	
⁻ d73_140 /	10	76	55	55	55	27.63	
rd84_142	15	112	86	86	86	23.21	
graycode6_48	6	5	5	5	5	0	
uction by atching		25 20 15 10			 Total costs reduction 	on	(redu
		aquina or and a second	40×10°10 20°10 20°10 40°10 40°10	Rocoolo Eoolocard	Costs reduction us templates	ing	
		L	Figure 10. Analys	sis of costs reduction	l.		

• Total 36 benchmarks. • Average 20% to 40% costs reduction of 20 benchmarks. • Significant cost reduction 64% of 1 benchmark.

No co tem

Conclusion

- Template matching takes full advantage of costs reduction in quantum circuits.
- The best solution can be achieved by reconfigured templates.
- Uniform method of costs optimization in quantum circuits helps to reduce the complexity of finding optimal reversible circuits.

Reference

[1] R. Landauer, "Irreversibility and heat generation in the computing process," IBM J. Res., vol. 5, pp. 183–191, 1961. [2] D. M. Miller, D. Maslov, and G. W. Dueck, "A transformation based algorithm for reversible logic synthesis," in Design Automation Conference, June 2003.

[3] A. Mishchenko and M. Perkowski, "Logic synthesis of reversible wave cascades," in International Workshop on Logic Synthesis, June 2002.

[4]D. Maslov, G. W. Dueck, and D. M. Miller, "Simplification of Toffoli Networks via Templates," 16th Symposium on Integrated Circuits and System Design, Sao Paulo, Brazil, September 2003, pp. 53-58.

[5] D. Maslov, C. Young, M. Miller, and G. Dueck "Quantum Circuit Simplification Using Templates," DATE Conference, Munich, Germany, March 2005, pp. 1208-1213.

[6] A. Barenco, C. H. Bennett, R. Cleve, D. P. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J. A. Smolin, and H. Weinfurter, "Elementary gates for quantum computation," The American Physical Society, vol. 52, pp. 3457–3467, 1995. [7] R. Wille, D. Große, L. Teuber, G. W. Dueck, and R. Drechsler, "RevLib: An online resource for reversible functions and reversible circuits," in Workshop on Reversible Computation, July 2010, RevLib is available at http://www.revlib.org. [8] M. Soeken, S. Frehse, R. Wille, and R. Drechsler, "RevKit: a toolkit for reversible circuit design," in Proceedings of the

